- BEMC
- EEMC
- ETOF
- FCS
- FGT
- FGT. . . . . . . . . . I N S T R U C T I O N S
- FGT. . . . . . . . . . P H Y S I C S
- FGT. . . . . . . . . . S I M U L A T I O N S
- FGT. . . . . . . . . H A R D W A R E -- D E T E C T O R
- FGT . . . . . . . . . . A N A L Y S I S
- FGT . . . . . . . . . . C A L I B R A T I O N
- FGT . . . . . . . . . . D O C U M E N T S
- FGT . . . . . . . . . . DAQ
- FGT . . . . . . . . . . M E E T I N G S
- FGT. . . . . . . . . . H A R D W A R E -- E L E C T R O N I C S
- FGT. . . . . . . . . . H A R D W A R E -- S L O W C O N T R O L S
- FGT. . . . . . . . . . P H O T O - - G A L L E R Y
- FGT. . . . . . . . . . S O F T W A R E
- FGT. . . . . . . . . . V A R I A
- FGT. . . . . . . . . . x -T R A S H (node for recycling)
- FPD & FMS & FPS
- FTPC
- FTT
- HLT
- L3
- PMD
- PP2PP
- RICH
- Roman Pot Phase II*
- SSD
- SVT
- Slow Controls
- TPC
- TRG
- Trigger Detectors
- VPD
- test
ARM - FEE Final Interface Prototype
Updated on Fri, 2010-09-17 09:40. Originally created by gvisser on 2010-08-25 15:44.
Under:
Details of final prototype of FEE interface circuitry for FGT APV Readout Module "ARM". This includes the isolated remote-regulated power supplies, the isolated I2C line interface, the isolated LVDS clock & trigger line drivers, and the differential analog receiver. Cable connectors and pinouts here are proposed for final application. (In actual ARM, cables interface through a rear transition board in the crate through the 96-pin DIN connector to ARM module. This is not implemented here - cables connect directly using same connector type and pinouts on the cables.)
Here are the details:
- schematic (component values are preliminary)
- board fab data
- picture
»
- Printer-friendly version
- Login or register to post comments