- BEMC
- EEMC
- ETOF
- FCS
- FGT
- FGT. . . . . . . . . . I N S T R U C T I O N S
- FGT. . . . . . . . . . P H Y S I C S
- FGT. . . . . . . . . . S I M U L A T I O N S
- FGT. . . . . . . . . H A R D W A R E -- D E T E C T O R
- FGT . . . . . . . . . . A N A L Y S I S
- FGT . . . . . . . . . . C A L I B R A T I O N
- FGT . . . . . . . . . . D O C U M E N T S
- FGT . . . . . . . . . . DAQ
- FGT . . . . . . . . . . M E E T I N G S
- FGT. . . . . . . . . . H A R D W A R E -- E L E C T R O N I C S
- 01 2D_GEM Sensor Board for test at FANL / Miro
- 02 2D_GEMCU for Test in FANL / Miro
- 03 APV Module for Test 2D_GEM at FANL / Miro
- 04 APV Motherboard Design / Miro
- 05 APV_MODULE for STAR/FGT READOUT
- 06 BNL 26Sep@008 Meeting
- 07 Document for Charge Sharing 2D_Readout module / Miro
- 07 Document for GEM/FANL prototype / Miro
- 08 Module for FGT Mechanical Test / Miro
- 09 VHDL Programs and State Machines for GEM/FANL / Miro
- 10 WSC and the GEM quarter section frames (Jason)
- Front End Electronics Drawings and Hardware Documentation
- FGT. . . . . . . . . . H A R D W A R E -- S L O W C O N T R O L S
- FGT. . . . . . . . . . P H O T O - - G A L L E R Y
- FGT. . . . . . . . . . S O F T W A R E
- FGT. . . . . . . . . . V A R I A
- FGT. . . . . . . . . . x -T R A S H (node for recycling)
- FPD & FMS & FPS
- FTPC
- FTT
- HLT
- L3
- PMD
- PP2PP
- RICH
- Roman Pot Phase II*
- SSD
- SVT
- Slow Controls
- TPC
- TRG
- Trigger Detectors
- VPD
- test
Front End Electronics Drawings and Hardware Documentation
Updated on Mon, 2012-07-02 10:34. Originally created by bbuck on 2011-02-04 10:30.
Under:
These are the official drawings and documentation used for fabrication of the FGT Front End Electronics hardware. We will try to maintain this page up-to-date with any revisions.
To view design files, download the Altium Viewer (no cost).
FGT Readout Module (FRM)
- Pictures
- GND2 Explanation
- GND2 Explanation Photo
- Schematic (pdf)
- Design Files (Altium)
- BOM
- Fabrication data files (Gerber)
- APV Connection Map
- Simplified APV Connection Map (DAQ Perspectave)
Terminator Board
Interconnect Board
High Voltage Board
- Pictures
- Schematic - Linear with clear naming of pins (pdf) (rev3)
- Schematic - Linear (pdf) (rev2)
- Schematic - Gradient (pdf) (rev1)
- Design Files (Altium)
- BOM
- Fabrication data files
»
- Printer-friendly version
- Login or register to post comments