Sort by:[Date]

MARCH_28_2014_iFEE CCA and PCB Design Notes

PCB files are ready for fabricator, CAM files generated, DRC's...

10 day turn time looks to make the most sense, 8 cards cheaper than 4!

MARCH_21_2014_iFEE CCA and PCB Design Notes

Some minor FPGA pinout changes--> see U1 netlis and compare report HTML file.

All I/O to the FPGA should be finalized now for the first spin.

This is a test of notification

Lalala
Blabla

HFT Offline Software Integration



See the HFT You do not have access to view this node page in the Sub-systems area




MARCH_12_2014_iFEE CCA and PCB Design Notes

- FPGA pinout changes for PCB optimization

- Refer to iFEE_FPGA_pinout_changes_03_12_14.htm

- Refer to U1_netlist_03_12_14.txt for FPGA netlist

March_03_2014_iFEE schematic update

March_03_2014_iFEE schematic update

-- Added the following nets:

Normal
0

FEB_28_2014_iFEE Schematic Update

FEB_26_2014_iFEE Schematic Update


--Attached latest schematic...

--Added 8 bit test_io header for 3.3v logic

--Some signals optimized for layout.

FEB_20_2014_iFEE Schematic Update

Updated pinout request as per Tonkos email from Feb 18 2014

RHIC_CLK_P --> G9
RHIC_CLK_N --> G11