- BEMC
- EEMC
- ETOF
- FCS
- FGT
- FPD & FMS & FPS
- FTPC
- FTT
- HLT
- L3
- PMD
- PP2PP
- RICH
- Roman Pot Phase II*
- SSD
- SVT
- Slow Controls
- TPC
- TRG
- Trigger Detectors
- L2 documentation
- 2008 pp run
- 2009 pp run
- 0) lastDSM masks
- 01 changes to L2 algos from last year
- 1) L2Result Offsets
- a) L2emulL0_2009 (L0 hardware emulation)
- b) L2btowGammaAlgo (barrel gamma algorithm)
- c) L2etowGammaAlgo (endcap gamma algorithm)
- d) L2hienAlgo (passive barrel and endcap high tower filter)
- e) L2jetAlgo (barrel and endcap combined jet algorithm)
- f) L2pedAlgo (barrel and endcap pedestal monitor)
- g) L2upsilonAlgo (barrel upsilon algorithm)
- h) W-algo BTOW
- xxxxxxx old xxxxxx
- 2011 pp run
- L2 Documentation: 2014 Comments
- content of setup file for L2 algos
- convert L2 bin histo to root histo
- offline framework description
- production of binary events for L2 algos
- Simulator Documentation
- ZDC
- L2 documentation
- VPD
- test
a) L2emulL0_2009 (L0 hardware emulation)
Updated on Sat, 2009-02-28 09:56. Originally created by rcorliss on 2009-02-28 09:56.
Under:
This algorithm is intended to provide access to the 16 lastDSM output bits, and should only be needed when the old TCU is being used.
This algorithm reads in 5 ints from run control:
[0] onbits0
[1] offbits0
[2] onbits1
[3] offbits1
[4] number of onbits+offbits pairs
The logic used is as follows:
if((lastDSM & p->onbits[0]) != p->onbits[0]) return 0;
if((~lastDSM & p->offbits[0]) != p->offbits[0]) return 0;
repeated for [1] if the number of pairs is > 1. A byte swap occurs before this logic is reached, so that both ushorts should have the same endian-ness. If none of the 'if's fire, the algorithm returns 1.
»
- Printer-friendly version
- Login or register to post comments